Fault-tolerant designs in triangular lattice networks
نویسندگان
چکیده
منابع مشابه
fault location in power distribution networks using matching algorithm
چکیده رساله/پایان نامه : تاکنون روشهای متعددی در ارتباط با مکان یابی خطا در شبکه انتقال ارائه شده است. استفاده مستقیم از این روشها در شبکه توزیع به دلایلی همچون وجود انشعابهای متعدد، غیر یکنواختی فیدرها (خطوط کابلی، خطوط هوایی، سطح مقطع متفاوت انشعاب ها و تنه اصلی فیدر)، نامتعادلی (عدم جابجا شدگی خطوط، بارهای تکفاز و سه فاز)، ثابت نبودن بار و اندازه گیری مقادیر ولتاژ و جریان فقط در ابتدای...
Defeating Telecommunication System Fault-Tolerant Designs
Telecommunications carriers suffer large-scale outages that impact hundreds of thousands of subscribers by the improper deployment or operation of otherwise faulttolerant designs. This paper gives examples of such outages in telecommunications signaling, transmission, and power systems. In spite of seven years industry tracking of largescale outages at the national level, the survivability of t...
متن کاملFault-Tolerant Sorting Networks
This thesis studies sorting circuits, networks, and PRAM algorithms that are tolerant to faults. We consider both worst-case and random fault models, although we mainly focus on the more challenging problem of random faults. In the random fault model, the circuit, network, or algorithm is required to sort all n-input permutations with probability at least 1 -1 even if the result of each compari...
متن کاملFault tolerant TTCAN networks
TTCAN is a time triggered layer using the CAN protocol to communicate in a time triggered fashion. As TTCAN is based on CAN it uses the power of CAN ́s error detection mechanisms and robustness, but it also provides a step towards determinism and time triggered technology. Future system architectures will include applications that need to access more than one TTCAN controller. This article descr...
متن کاملFault Tolerant Process Networks
Kahn process network is a kind of data flow process networks. It is a computation model in which many concurrent processes communicate through unbounded FIFO buffer and can be executed simultaneously. In real time digital signal processing applications execution time is infinite. However, failures of implementation hardware can occur. In our work, dynamic run-time reconfiguration is introduced ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Applicable Analysis and Discrete Mathematics
سال: 2016
ISSN: 1452-8630,2406-100X
DOI: 10.2298/aadm161013027s